

# INTEL®: ARQUITECTURA PARA LA Convergencia de HPC y Big Data

Simón Viñals Larruga

Director de Tecnología, Intel Corp. Iberia

HPCadmintech, Madrid, Marzo 2016

## Legal Disclaimers

Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at [intel.com].

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at <a href="https://www-ssl.intel.com/content/www/us/en/high-performance-computing/path-to-aurora.html">https://www-ssl.intel.com/content/www/us/en/high-performance-computing/path-to-aurora.html</a>.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit <a href="http://www.intel.com/performance">http://www.intel.com/performance</a>.

Intel, the Intel logo, Xeon, Intel Xeon Phi, Intel Optane and 3D XPoint are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries.

\*Other names and brands may be claimed as the property of others.

© 2015 Intel Corporation. All rights reserved.



EDA

Defense



Climate

Advancing Science And Our Understanding of the Universe

Aerospace

Pharmacoloav

Bioloav

Brain Modeling

High ROI: \$515 Average Return Per \$1 of HPC

Investment<sup>1</sup>

Data-Driven Analytics

Joins Theory, Experimentation, and Computational Science

Particle Physics Metallurgy Manufacturing / Design Life Sciences

Chemistry/Chemical Engineering

Government Lab

nent Lab Geo

Computer Aided Engineering

Geosciences / Oil & Gas Genor

Genomics Fluid Dyna

Fluid Dynamics





## **Growing Challenges in HPC**

"The Walls" System Bottlenecks



Memory | I/O | Storage Energy Efficient Performance Space | Resiliency | Unoptimized Software Divergent Infrastructure VISUALIZATION HPC BIG DATA MACHINE LEARNING

Resources Split Among Modeling and Simulation | Big Data Analytics | Machine Learning | Visualization Barriers to Extending Usage



Democratization at Every Scale | Cloud Access | Exploration of New Parallel Programming Models



## A Holistic Architectural Approach is Required



## Intel<sup>®</sup> Scalable System Framework A Holistic Design Solution for All HPC Needs



Small Clusters Through Supercomputers Compute and Data-Centric Computing Standards-Based Programmability On-Premise and Cloud-Based

Intel® Xeon® Processors Intel® Xeon Phi™ Processors Intel® Xeon Phi™ Coprocessors Intel® Server Boards and Platforms

Intel® Solutions for Lustre\* Intel® Optane™ Technology 3D XPoint™ Technology Intel® SSDs Intel® Omni-Path Architecture Intel® True Scale Fabric Intel® Ethernet Intel® Silicon Photonics

HPC System Software Stack Intel® Software Tools Intel® Cluster Ready Program Intel Supported SDVis



## **Accelerating Discovery and Innovation: BENEFITS** Intel<sup>®</sup> Scalable System Framework

**FAST, RELIABLE** 

#### **Current and Future Technologies**

### INDUSTRY-LEADING **COMPUTE PERFORMANCE**



## **Breakthrough Performance**

## **Standards-Based** Programmability

## **Common Infrastructure Across Emerging Workloads**

## **Broad Vendor Availability**

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.intel.com/performance Intel does not control or audit third-party benchmark data or the web sites referenced in this document. You should visit the referenced web site and confirm whether referenced data are accurate. 1Full details available at: http://www.intel.com/content/www/us/en/benchmarks/server/xeon-e5-2600-v3/xeon-e5-2600-v3-summary.html 20ver 3 Teraflops of peak bencimiant taile of the web sates iterefeates in this stochaster. In the web sate affic common synthesis is a statistical common web sates in the restrict of stochaster is a statistical common web sates affic common synthesis is performance in the stochaster is performance is performance in the stochaster is performance is performance in the stochaster in the stoc osu mbw mr 28 MPI ranks per node, 8 byte message, osu mbw mr modified to use maximum rank pair communication time instead of average rank pair communication time. 4 Reduction in up to 50% fewer switches claim based on a 1024-node full bisectional bandwidth (FBB) Fat-Tree configuration, using a 48-port switch for Intel® Omni-Path cluster and 36-port switch ASIC for either Mellanox or Intel® True Scale clusters. 5Projected result based on internal Intel analysis of STREAM benchmark using a Knights Landing processor with 16GB of ultra high-bandwidth versus DDR4 memory with all channels populated. 6Performance difference based on comparison between 3D XPoint<sup>114</sup> Technology and other industry NAND. 7Density difference based on comparison between 3D XPoint<sup>114</sup> Technology and other industry DŘAM 🖇 Source: Evans North American Development Survey 2015 http://www.evansdatá.com/

## **How It Works**



#### **Innovative Technologies Memory/Storage** Compute Intel<sup>®</sup> Xeon Phi<sup>™</sup> **High Bandwidth** Processors & Resil **On-Package Memory** Intel<sup>®</sup> Xeon<sup>®</sup> Processors Intel<sup>®</sup> Optane<sup>™</sup> Technology Intel<sup>®</sup> Xeon Phi<sup>™</sup> Intel<sup>®</sup> Solutions Coprocessors for Lustre\* software HPC System Intel<sup>®</sup> Omni-Path Software Stack Architecture Intel<sup>®</sup> Parallel Studios Software Suite Intel<sup>®</sup> Silicon price Intel<sup>®</sup> Math Photonics Kernel Library Intel<sup>®</sup> True Scale Intel<sup>®</sup> Compilers Fabric Fabric Software

### Tighter Integration and Co-Design



#### Increased System Density Reduced System Power Consumption

## **Tighter Component Integration**





**Benefits Bandwidth** Density Latency Power Cost



## Tighter System-Level Integration Innovative Memory-Storage Hierarchy



\*cache, memory or hybrid mode

Intel<sup>®</sup> Scalable

## What Makes a Great HPC Solution?





\_\_\_\_\_

Reference Architecture



## **Different Systems (Today)**



(intel)

## Emerging Real-Time Workflows

Data

#### Big Data + Small Compute

e.g. Search, Streaming, Data Preconditioning

#### Small Data + Small Compute

e.g. EDA

Solution

#### **Big Data + Big Compute**

FASE UATA

e.g. *Real-Time* Local Weather Modeling, Convolutional Neural Nets

## Small Data +

e.g. Mechanical Design, Multi-physics



Compute



#### Separate Systems

### Single System Architecture



Big

Data

## The Challenges of Moving to Single System Arch.

### Many Codes on a System





## The Challenges of Moving to Single System Arch.

### Many Codes on a System



#### Varied Resource Needs



## **Converged Architecture for HPC and Big Data**







# INNOVATIVE TECHNOLOGIES FOR HPC: Compute

## **High Performance Compute**



**Common Programming Model** 



## Intel<sup>®</sup> Xeon<sup>®</sup> Processors At the Heart of Intel<sup>®</sup> Scalable System Framework





#### **Serial and Parallel Performance**

Up to **18 cores** – Frequency and Parallel Optimized SKUs Excellent Single and Multi-Thread Performance Up to **1,536GB** of DDR4 Memory



#### **Technical Computing Buyers**

Choose Intel® Xeon® Processors ~95% of the Time<sup>1</sup> Buy High Performance SKUs Refresh / Upgrade Regularly













# Introducing Intel<sup>®</sup> Xeon<sup>®</sup> Processor E5-2600 v4 Product Family (codenamed "Broadwell-EP") 31-Mar



NEW microarchitecture using 14nm process technology + 20% MORE cores + 20% MORE last level cache expected to deliver 18% average performance INCREASE<sup>1</sup>.

**Support** for up to 2400 MT/s with DDR4 memory for greater I/O throughput.

New and increased **Resource Monitoring** and **Allocation** capabilities, providing an optimum data center **Orchestration** and **Virtualization** experience.

Results have been estimated based on internal Intel analysis and are provided for informational purposes only. Any difference in system hardware or software design or configuration may affect actual performance. Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. Configurations: Intel Performance Projections as of August 2015. For more information go to <a href="http://www.intel.com/performance/datacenter">http://www.intel.com/performance/datacenter</a>. Copyright © 2015, Intel Corporation. \* Other names and brands may be claimed as the property of others.



## A High Performance Compute Foundation



Learn More:

https://software.intel.com/en-us/articles/whatdisclosures-has-intel-made-about-knightslanding?wapkw=knights+landing

### Parallel performance

72 cores; 2 VPU/core; 6 DDR4 channels with 384GB capacity
>3 Teraflop/s per socket<sup>1</sup>

· J Teranop/s per socket

### Integrated memory

16GB; 5X bandwidth vs DDR4<sup>2</sup>

3 configurable modes (memory, cache, hybrid)

### Integrated fabric

2 Intel Omni-Path Fabric Ports (more configuration options)

### Market adoption

>50 systems providers expected<sup>3</sup>
 >100 PFLOPS customer system compute commits to-date<sup>3</sup>
 Software development kits shipping Q4'15,
 Hardware shipping Q3'16



Source: Intel internal information. <sup>2</sup>Projected result based on internal Intel analysis of STREAM benchmark using a Knights Landing processor with 16GB of ultra highbandwidth versus DDR4 memory only with all channels populated. 20ver 3 Teraflops of peak theoretical double-precision performance is preliminary and based on current expectations of cores, clock frequency and floating point operations per cycle. FLOPS = cores x clock frequency x floating-point operations per second per cycle.



## Intel<sup>®</sup> Xeon Phi<sup>™</sup> Processors The Faster Path to Discovery





#### Programmability

Binary-Compatible with Intel® Xeon® Processors

#### **Parallel Performance**

Up to 72 Cores; 2 VPU/Core

>3 Teraflop/s Per Socket<sup>1</sup>

#### **Integrated Memory and Fabric**

Up to 16GB On-Package; 5X Bandwidth vs DDR (over 400GB/s)<sup>2</sup>

2 Intel Omni-Path Fabric Ports (More Configuration Options)

6 DDR4 Channels with up to 384GB Memory Capacity

#### **Market Adoption**

Over 50 Systems Providers Expected<sup>3</sup> >100 PFLOPS Customer System Compute Commits To-Date<sup>3</sup>





## Intel<sup>®</sup> Xeon Phi<sup>™</sup> Processors The Faster Path to Discovery







1. Over 3 Teraflops of peak theoretical double-precision performance is preliminary and based on current expectations of cores, clock frequency and floating point operations per cycle. 2. Projected peak theoretical single-thread performance relative to 1st Generation Intel® Xeon Phi<sup>™</sup> Coprocessor 7120P 3. Projected result based on internal Intel analysis of STREAM benchmark using a Knights Landing processor with 16GB of ultra high-bandwidth versus DDR4 memory with all channels populated. íntel



# INNOVATIVE TECHNOLOGIES FOR HPC: Networking

## Intel® High Performance Interconnects

Intel<sup>®</sup> Omni-Path Fabric

HPC's Next Generation Fabric

Better System Scaling

**48** port Switch chip arch.

Excellent Application Scaling **100** Gbps Line speed

Intel<sup>®</sup> True Scale Fabric

All the Performance at a Fraction of the Investment Intel<sup>®</sup> Ethernet

**1 billion** Intel<sup>®</sup> Ethernet Ports
Shipped and More than **30 Years** of Innovation

Host fabric adapters Edge and Director Switches Management Software 1/10/40/100GbE Solutions I/O Virtualization Multi-Host Controllers

#### 100+ Switches & Server Platforms Available at Launch



## A High Performance Fabric



#### Better scaling vs EDR

- 48 radix chip ports
- **73%** higher switch MPI message rate<sup>2</sup>
- **60%** lower switch fabric latency<sup>3</sup>

## Configurable / Resilient

- Job prioritization (Traffic Flow Optimization) No-compromise resiliency (Packet Integrity Protection and Dynamic Lane Scaling)
- Market adoption
  - >100 OEM designs<sup>1</sup>
  - >100ku nodes in opportunity pipeline<sup>1</sup>

<sup>1</sup> Source: Intel internal information. Design win count based on OEM and HPC storage vendors who are planning to offer either Intel-branded or custom switch products, along with the total number of OEM platforms that are currently planned to support custom and/or standard Intel<sup>®</sup> OPA adapters. Design win count as of July 1, 2015 and subject to change without notice based on vendor product plans. <sup>2</sup> Based on Prairie River switch silicon maximum MPI messaging rate (48-port chip), compared to Mellanox CS7500 Director Switch and Mellanox SB7700/SB7790 Edge switch product briefs (36-port chip) posted on <u>www.mellanox.com</u> as of July 1, 2015. <sup>3</sup> Latency reductions based on Mellanox CS7500 Director Switch and Mellanox SB7700/SB7790 Edge switch product briefs posted on <u>www.Mellanox.com</u> as of July 1, 2015, compared to Intel<sup>®</sup> OPA switch port-to-port latency of 100-110ns that was measured data that was calculated from difference between back to back osu latency test and osu latency test through one switch hop. 10ns variation due to "near" and "far" ports on an Eldorado Forest switch. All tests performed using Intel<sup>®</sup> Xeon<sup>®</sup> E5-2697v3, Turbo Mode enabled. Up to 60% latency reduction is based on a 1024-node cluster in a full bisectional bandwidth (FBB) Fat-Tree configuration (3-tier, 5 total switch hops), using a 48-port switch for Intel Omni-Path cluster and 36-port switch ASIC for either Mellanox or Intel<sup>®</sup> True Scale clusters. Results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance



Learn More:

Intel OPA WEBINAR



# Intel<sup>®</sup> Omni-Path Architecture

## **HPC's Next-Generation Fabric**





LAssumes a 750-node cluster, and number of switch chips required is based on a full bisectional bandwidth (FBB) Fat-Tree configuration. Intel® OPA uses one fully-populated 768-port director switch, and Mellanox EDR solution uses a combinition of 648-port director switches and 36-port edge switches. Mellanox component pricing from www.kernelsoftware.com, with prices as of November 3, 2015. Compute node pricing based on Dell PowerEdge R730 server from www.kell.com, with prices as of May 26, 2015. Intel® OPA pricing based on a full bisectional bandwidth (FBB) Fat-Tree configuration. Intel® OPA uses one fully-populated 768-port director switch, and Mellanox EDR solution uses a combinition of 648-port director switches. Mellanox 150-node cluster, and number of switch chips required is based on a full bisectional bandwidth (FBB) Fat-Tree configuration. Intel® OPA uses one fully-populated 768-port director switch, and Mellanox EDR solution uses a combination of director switches. Mellanox power data based on Mellanox CS7500 Director Switch, Mellanox SB7700/SB790 Edge switch, and Mellanox ConnetX-4 VPI adapter card installation documentation posted on www.intelacom as of November 1, 2015. Intel@ OPA pricing based on estimated reseller pricing based on stimated reseller pricing based on a full bisectional bandwidth (FBB) Fat-Tree configuration, uses on a full bisectional bandwidth (FBB) Fat-Tree configuration, uses on the MSRP pricing on ark.intel.com, 3 Number of Switch chips required, switch density, and fabric scalability are based on a full bisectional bandwidth (FBB) Fat-Tree configuration, using a 48-port switch for Intel® Orni-Path Architecture and 36-port switch Air support up to 11,664 nodes.



# Intel<sup>®</sup> Omni-Path Architecture

## **HPC's Next-Generation Fabric**





LAssumes a 750-node cluster, and number of switch chips required is based on a full bisectional bandwidth (FBB) Fat-Tree configuration. Intel® OPA uses one fully-populated 768-port director switch, and Mellanox EDR solution uses a combinition of 648-port director switches and 36-port edge switches. Mellanox component pricing from www.kernelsoftware.com, with prices as of November 3, 2015. Compute node pricing based on Dell PowerEdge R730 server from www.kell.com, with prices as of May 26, 2015. Intel® OPA pricing based on a full bisectional bandwidth (FBB) Fat-Tree configuration. Intel® OPA uses one fully-populated 768-port director switch, and Mellanox EDR solution uses a combinition of 648-port director switches. Mellanox 150-node cluster, and number of switch chips required is based on a full bisectional bandwidth (FBB) Fat-Tree configuration. Intel® OPA uses one fully-populated 768-port director switch, and Mellanox EDR solution uses a combination of director switches. Mellanox power data based on Mellanox CS7500 Director Switch, Mellanox SB7700/SB790 Edge switch, and Mellanox ConnetX-4 VPI adapter card installation documentation posted on www.intelacom as of November 1, 2015. Intel@ OPA pricing based on estimated reseller pricing based on stimated reseller pricing based on a full bisectional bandwidth (FBB) Fat-Tree configuration, uses on a full bisectional bandwidth (FBB) Fat-Tree configuration, uses on the MSRP pricing on ark.intel.com, 3 Number of Switch chips required, switch density, and fabric scalability are based on a full bisectional bandwidth (FBB) Fat-Tree configuration, using a 48-port switch for Intel® Orni-Path Architecture and 36-port switch Air support up to 11,664 nodes.





# INNOVATIVE TECHNOLOGIES FOR HPC: Memory and storage

## **High Performance Memory and Storage**

High-Bandwidth Memory

**Configurable Modes** 

Integrated into the Processor

Intel<sup>®</sup> Optane<sup>™</sup> Technology

(built with 3D XPoint<sup>™</sup> Technology)

**SSDs** 

**DIMMs** 

Intel Solutions for Lustre\* Software The Most Widely Used File System

for HPC

New Technologies Are Bringing Memory Closer to Compute



## Bringing Memory Back Into Balance High Bandwidth, On-Package Memory



### Up to 16GB with Knights Landing

**5x** the Bandwidth vs DDR4<sup>1</sup>, >400 GB/s<sup>1</sup>

- >5x More Energy Efficient vs GDDR5<sup>2</sup>
- >3x More Dense vs GDDR5<sup>2</sup>
- 3 Modes of Operation
- Flat Mode: Acts as Memory
- Cache Mode: Acts as Cache
- Hybrid Mode: Mix of Cache and Flat









<sup>1</sup>Projected result based on internal Intel analysis of STREAM benchmark using a Knights Landing processor with 16GB of ultra high-bandwidth versus DDR4 memory with all channels populated. <sup>2</sup>Projected result based on internal Intel analysis comparison of 16GB of ultra high-bandwidth memory to 16GB of GDDR5 memory used in the Intel® Xeon Phi<sup>18</sup> coprocessor 7120P.



2

## Bridging the Memory-Storage Gap Intel® Optane™ Technology Based on 3D XPoint™





#### SSD

Intel<sup>®</sup> Optane<sup>™</sup> SSDs 5-7x Current Flagship NAND-Based SSDs (IOPS)<sup>1</sup>

#### DRAM-like performance

Intel<sup>®</sup> DIMMs Based on 3D-XPoint<sup>™</sup>

- 1,000x Faster than NAND<sup>1</sup>
- 1,000x the Endurance of NAND<sup>2</sup>

#### Hard drive capacities

10x More Dense than Conventional Memory<sup>3</sup>



# A TIMELINE OF MEMORY CLASS INTRODUCTIONS

1956

PROM

1947 Ram 1989 NAND Flash 1988 Memory NOR Flash Memory

Pastores a

1971 EPROM

1966 DRAM

1961

SRAM

**2015** 3D XPoint<sup>™</sup>

## ITS BEEN DECADES SINCE THE LAST MAINSTREAM MEMORY

# EL GAP DE LAS TECNOLOGÍAS ACTUALES DE MEMORIA



# EL GAP DE LAS TECNOLOGÍAS ACTUALES DE MEMORIA: Solucionado



# **REVOLUCIONARIA TECNOLOGÍA 3D XPOINT**<sup>™</sup>

# **1000 VECES MÁS RÁPIDA** QUE NAND



**1000 VECES** MÁS DURADERA **QUE NAND 10 VECES** MÁS DENSIDAD QUE DRAM



<sup>1</sup>Performance difference based on comparison between 3D XPoint<sup>™</sup> Technology and other industry NAND <sup>2</sup>Density difference based on comparison between 3D XPoint<sup>™</sup> Technology and other industry DRAM <sup>2</sup>Endurance difference based on comparison between 3D XPoint<sup>™</sup> Technology and other industry NAND



40

## Intel<sup>®</sup> Solutions for Lustre\* Software The Speed of Lustre\* with the Support of Intel







#### Intel<sup>®</sup> Enterprise Edition for Lustre\* Software v2.4

Support for "Distributed Namespace" (DNE) Feature to Scale Out the Metadata Performance of Lustre\*

Support for the Latest OS: Red Hat\* 6.5-7 and SUSE\* 11sp3-12

Parallel Read IO Performance & HSM Scalability Improvements

#### Intel<sup>®</sup> Cloud Edition for Lustre\* Software v1.2

Support for Over-the-Wire and Storage Encryption

Disaster Recovery from File System Snapshots

Simplified File System Mounting on Clients

Support for Intel® Xeon® Processor E5-2600 v3 Product Family-Based Instances

#### Intel<sup>®</sup> Foundation Edition for Lustre\* Software v2.7.1

**Delivers the Latest Functions and Features** 

Fully Supported by Intel

\*Other names and brands may be claimed as the property of others





\*Other names and brands may be claimed as the property of others





# INNOVATIVE TECHNOLOGIES FOR HPC: Code Modernization

## Efficient, Scalable & Portable App Performance

#### Take Advantage of







Increased Bandwidth and Reduced Latency Fabric



## Intel Is Helping You Develop Modern Code

## Intel<sup>®</sup> Parallel Computing Centers

Collaborating to Accelerate the Pace of Discovery >50 Centers 5 Focusing on Lustre\* 17 Countries >90 Codes 2 User Groups https://software.intel.com/en-us/ipcc

## Intel<sup>®</sup> Modern Code Developer Community

#### **Developer Zone**

Software Tools, Training Webinars, How-To Guides, Parallel Programming BKMs, Technical Content, Support Forums, Remote Access to Hardware

#### Experts

Black Belts and Intel Engineer experts F2F, Conferences and Tradeshows

software.intel.com/moderncode

HPC Developer Conferences https://hpcdevcon.intel.com/

**Community, ISV and Proprietary Codes** 

## **Intel<sup>®</sup> Software Solutions**

Intel<sup>®</sup> Software Defined Visualization Low Cost

No Dedicated Viz Cluster

#### **Excellent Performance**

Less Data Movement, I/O Invest Power, Space, Budget in Greater Compute Capability

#### **High Fidelity**

Work with Larger Data Sets – Not Constrained by GPU Memory Intel<sup>®</sup> Parallel Studio

Faster Code Boost Application Performance on Current and Next-Gen CPUs

**Create Code Faster** Utilizing a Toolset that Simplifies Creating Fast and Reliable Parallel Code HPC System Software Stack

An Open Community Effort Broad Range of Ecosystem Partners Open Source Availability

Benefits the Entire HPC Ecosystem Accelerate Application Development Turnkey to Customizable

**Open Software Available Today!** 

11

## **Bringing Your Data into Focus** Intel-Supported Software Defined Visualization (SDVis)



#### Image Rendered by OSPRay







#### **Embree**

- CPU Optimized Ray Tracing Algorithms
- 'Tool kit' for Building Ray Tracings Apps
- Broadly Adopted by 3rd Party ISVs
- Web Site: http://embree.github.io

#### **OSPRay**<sup>1</sup>

- Rendering Engine Based on Embree
- Library and API Designed to Ease the Creation of Visualization Software
- Web Site: http://ospray.org

#### **OpenSWR**<sup>1</sup>

- Rasterization Visualization on CPUs
- Good Enough to Replace HW GPU
- Supports ParaView, Visit, VTK
- Web Site: <u>http://openswr.org</u>



# **Intel's Commitment to the HPC Community**

#### Intel<sup>®</sup> Modern Code Developer Community An Online Community

to Reach **400,000** Developers and Partners with Tools, Trainings and Support

#### Hands on Training

for 10,000 Developers and Partners

#### **Remote Access**

to Intel® Xeon® Processor and Intel® Xeon Phi™ Coprocessor-based Clusters Intel<sup>®</sup> Supporting the Software Community

Leading Contributor to Multiple Open Source Projects, Including Linux\*, Luster\*, OpenHPC, Embree

Working with ISVs and the Community to Help Modernize Codes Across the Ecosystem Intel<sup>®</sup> Parallel Compute Centers

Focused on Modernizing Community Code 50+ Intel® PCC Modernizing More Than 90 HPC Computing Codes Across 16 Domains

A Global Effort Located in 15 Countries and Four Continents

Join the Online Community Today!



## A Global Online Community Intel<sup>®</sup> Modern Code Developer Community

eveloper zone	<ul> <li>Modern Code Zone</li> <li>Software Tools, Training Webinars</li> <li>How-to guides, Parallel Programming BKMs</li> <li>Remote Access to Hardware</li> <li>Support Forums</li> </ul>	Developer Zone      Developer Zone      Developerer      Task      Resources      Modern Code  Dive lawr branktrough through finiter code: Cell more, results on your hardware today and carry your code forward to the future.	Lan Taby ) (
Topics	<ul> <li>Vectorization/Single Instruction, Multiple Data (SIMD)</li> <li>Multi-Threading</li> <li>Multi Node/Clustering</li> <li>Take Advantage of On-Package High-Bandwidth Memory</li> <li>Increase Memory and Power Efficiency</li> </ul>	Multi-level parallelism is a framework that uses all of the pacallel performance features available on modern hardware via vectorization, multi-threading, and multi-node optimizations. Explore how to deliver multi-level parallel algorithms that effectively scale forward for today's and tomorrow's hardware. Check out the Code Modernization Library for technical solutions and information. Check sout the Code Modernization Library for technical solutions and information. Check sout the Code Modernization Library for technical solutions and information.	
Experts	<ul> <li>Black Belts, &amp; Intel Engineer Experts</li> <li>Technical Content, Training -Webinars, F2F, Forum Support</li> <li>Conference and Tradeshows: Keynotes, Presentations, BOFs, Demos, Tutorials</li> </ul>	Activity Scales Strutation Performance     Accelerating Financial Applications on Reformance     Accelerating Financial Applications on Reformance an Mostle Caste Europe Performance and Performance Data Lancols for a Corroto Information	12015



14

software.intel.com/moderncode

**Accelerate Your Discovery and Innovation** 

- **Breakthrough Performance**
- **Standard-Based Programmability**
- **Common Infrastructure Across Workloads**
- **Broad Vendor Availability**



